PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5:

H01L 23/498

(11) International Publication Number: WO 92/20100

(43) International Publication Date: 12 November 1992 (12.11.92)

(21) International Application Number: PCT/US91/05365

(22) International Filing Date: 29 July 1991 (29.07.91)

(30) Priority data:

693,746 30 April 1991 (30.04.91) US

(71) Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION [US/US]; East Fishkill Facility, Route 52, Hopewell Junction, NY 12533 (US).

(72) Inventors: BAKHRU, Nanik; 24 Tanglewood Drive, Danbury, CT 06811 (US). BATES, Richard, Allen; 27 Scribo Road, Wappingers Falls, NY 12590 (US). CZORNYJ, George; 8 Fair Oaks Dr., Poughkeepsie, NY 12603 (US). DIPAOLO, Nunzio; 48 Winnie Lane, Poughkeepsie, NY 12603 (US). KUMAR, Ananda, Hosakere; 2 Glenridge Rd., Hopewell Junction, NY 12533 (US). MUKKAVILLI, Suryanarayana; Apt. 27X, Scenic Drive, Croton on Hudson, NY 10520 (US). STEIMEL, Heinz, Otto; 25 Ladue Road, Fishkill, NY 12524 (US). TUMMALA, Rao, Ramamohana; 13 Shadybrook Lane, Hopewell Junction, NY 12533 (US).


(74) Agents: MELLER, Michael, N. et al.; Meller & Associates, P.O. Box 2198, Grand Central Station, New York, NY 10163 (US).

(81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), DK (European patent), ES (European patent), FR (European patent), GR (European patent), GR (European patent), IT (European patent), JP, LU (European patent), NL (European patent), SE (European patent).

Published

With international search report.

(54) Title: A CERAMIC SUBSTRATE HAVING A PROTECTIVE COATING AND METHOD OF PROTECTION



(57) Abstract

Disclosed is a ceramic substrate having a protective coating on at least one surface thereof which includes: a ceramic substrate (52) having at least one electrically conductive via (54) extending to a surface of the substrate; an electrically conductive I/O pad (56) electrically connected to at least one of the vias; an I/O pin (58) brazed to the I/O pad (56), the brazed pin having a braze fillet (60); and a protective layer of polymeric material (62) fully encapsulating the I/O pad, wherein the layer of polymeric material protects the I/O pad, from corrosion. Also disclosed is a method of protecting a ceramic substrate from corrosion, the ceramic substrate of the type having a plurality of electrically conductive vias extending to a surface of the substrate, a multilayer metallic I/O pad electrically connected to at least one of the vias, and an I/O pin brazed to the I/O pad, the brazed pin having a braze fillet, the method comprising the step of: encapsulating fully the I/O pad with a protective layer of polymeric material wherein the layer of polymeric material protects the I/O pad from corrosion. In a preferred embodiment, the I/O pin is selectively exposed to plasma ashing to remove any errant polymeric material from the pin shank, thereby assuring electrical contact to the pin shank.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	£S	Spain	MG	Madagascar
AU	Australia	FI	Finland	ML	Mali
BB	Barbados	FR	France	MN	Mongolia
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Faso	CB	United Kingdom	MW	Malawi
8G	Bulgaria	GN	Guinea	NL	Netherlands
B.J	Benip	GR	Greece	NO	Norway
BR	Brazil	HU	Hungary	PL	Poland
CA	Canada	IT	Italy	RO	Romania
CF	Central African Republic	JP	Japan	SD	Sudan
CG	Congo	KP	Democratic People's Republic	SE	Sweden
CH	Switzerland		of Korea	SN	Senegal
CI	Côte d'Ivoire	KR	Republic of Korea	SU	Soviet Union
CM	Cameroon	LI	Liechtenstein	TD	Chad
cs	Czechoslovakia	LK	Sri Lanka	TG	Togo
DE	Germany	LU	Luxembourg	us	United States of America
DK	Denmark	MC	Monaco		

A ceramic substrate having a protective coating and method of protection

BACKGROUND OF THE INVENTION

5

10

15

20

25

30

This invention relates to the field of hermetic ceramic substrates for microelectronic applications. More particularly, this invention relates to protective surface layers for providing hermeticity and corrosion protection.

In the microelectronics environment, there is a need for high density, high strength packaging to provide interconnection between semiconductor devices and connection from the devices to the electrical power supply. The electrical properties which are desirable include a highly conductive medium in a highly insulative carrier medium having a low dielectric constant. Thermally, the package must withstand not only the operating environment but also the thermal excursions encountered during the processing and fabrication of the part.

Mechanically, it is preferable to have a substrate package which can withstand chip and pin joining stresses and stresses related to interconnecting with the next level of packaging.

The packaging should also be hermetic to prevent degradation of any of the desired properties due to adverse environmental effects. In particular, corrosion of any of the metallurgies used in the package is a real concern if not adequately protected from ambient moisture and deleterious ionic contaminants.

Boss et al. U.S. Patent 4,880,684, the disclosure of which is incorporated by reference herein, discloses the present day state of the art for the

5

10

15

20

25

30

2

bottom surface of a ceramic substrate. Thus, there is a capture pad, a polymeric sealing and stress relief layer followed by an I/O (conventional nomenclature meaning "input/output") bonding pad. Thereafter, the I/O pin is brazed to the I/O bonding pad.

It has recently been discovered by the present inventors, however, that there is a concern with the structure disclosed by Boss et al. The I/O bonding pad is typically made from a plurality of layers of metallic material. The present inventors have found the presence of corrosion at this I/O bonding pad during reliability testing which has led to premature failure of the I/O pad structure. While not wishing to be held to a particular theory, it is believed by the present inventors that the corrosion of the I/O bonding pad occurs by a galvanic corrosion mechanism wherein the less noble metals become anodic to the more noble metals in the presence of a suitable electrolyte such as water. At the edges of the I/O bonding pad, the different metals of the pad are exposed together to the environment which thus allow these deleterious corrosion cells to form.

It has thus been proposed by the present inventors to apply a protective coating to the bottom surface of the ceramic substrate after the pins have been attached to protect the edges of the I/O bonding pads.

Various solutions have been proposed to protect electronic substrates from the effects of corrosion.

Bakos et al. U.S. Patent 4,048,356, the disclosure of which is incorporated by reference herein, discloses in general the application of a hermetic topsealant for the active areas of an integrated circuit device.

35 Darrow et al. U.S. Patent 4,233,620, the

5

10

15

20

25

30

35

3

disclosure of which is incorporated by reference herein, discloses the application of an epoxy material to the surface of a substrate having electrically conductive pins protruding therefrom and to the sides of the substrate so as to hermetically seal the backside of the substrate containing a chip in a cap. Such arrangements wherein epoxy is applied typically not reworkable, a disadvantage for many ceramic substrates such as those contemplated by the present inventors wherein reworkability is a necessi-Additionally, epoxies are not suitable for the substrates contemplated by the present inventors because epoxies are brittle which could lead to their cracking. Manifestly, such cracking destroys any advantage epoxies may have as a barrier material. The poor thermal stability of epoxies is yet another disadvantage.

Dalencon U.S. Patent 4,360,559, the disclosure of which is incorporated by reference herein, discloses the application of a protective varnish to a printed circuit card, including the weld area of the pins.

Harris U.S. Patent 4,427,715, the disclosure of which is incorporated by reference herein, discloses an inorganic passivation layer such as polysilicon glass or vapox overlapping the edge of the bonding pad that is applied prior to the bonding operation. The patent is directed to a structure for TAB bonding pads on semiconductor chips that is aimed at preventing the cracking of the chip during the thermo-mechanical bonding process.

Clark et al. U.S. Patent 4,592,944, the disclosure of which is incorporated by reference herein, discloses a polymeric coating over the top surface of substrates for corrosion protection, insulation, etc.

4

The corrosion protection is directed at the top surface thin film circuitry and solder connections.

Notwithstanding the numerous solutions and disclosures proposed by those familiar with electronic substrates, there still remains a very real need to solve the problem discovered by the present inventors, namely, the corrosion of the I/O bonding pad due to corrosive effects.

Accordingly, it is an object of the present invention to solve the problem of I/O bonding pad corrosion by providing a protective layer over the I/O bonding pads to insulate them from the deleterious effects of corrosion.

This and other objects of the invention will become apparent to those skilled in the art after referring to the following description considered in conjunction with the accompanying drawings.

BRIEF SUMMARY OF THE INVENTION

5

-10

15

20

25

30

One aspect of the invention relates to a ceramic substrate having a protective coating on at least one surface thereof comprising:

a ceramic substrate having at least one electrically conductive via extending to a surface of said substrate;

an electrically conductive I/O pad electrically connected to said at least one via;

an I/O pin brazed to said I/O pad, said brazed pin having a braze fillet; and

a protective layer of polymeric material fully encapsulating said I/O pad wherein said layer of polymeric material protects said I/O pad from corrosion.

Another aspect of the invention relates to a ceramic substrate having a protective coating on at

5

least one surface thereof comprising:

5

10

15

20

25

30

a ceramic substrate having at least one electrically conductive via extending to a surface of said substrate;

an electrically conductive capture pad on said surface and in electrical contact with said at least one via:

a stress relief layer of polymeric material on said surface and disposed over said electrically conductive capture pad;

an electrically conductive I/O pad disposed over said stress relief layer of polymeric material and electrically connected to said at least one via through said capture pad;

an I/O pin brazed to said I/O pad, said brazed pin having a braze fillet; and

a protective layer of polymeric material fully encapsulating said I/O pad, wherein said layer of polymeric material protects said I/O pad from corrosion.

A final aspect of the invention relates to a method of protecting a ceramic substrate from corrosion, the ceramic substrate of the type having a plurality of electrically conductive vias extending to a surface of the substrate, a multilayer metallic I/O pad electrically connected to at least one of the vias, and an I/O pin brazed to the I/O pad, the brazed pin having a braze fillet, the method comprising the step of:

encapsulating fully the I/O pad with a protective layer of polymeric material, wherein said layer of polymeric material protects the I/O pad from corrosion.

BRIEF DESCRIPTION OF THE DRAWINGS

5

10

15

20

25

30

Figure 1 is a partial cross-sectional view of a prior art embodiment of a pin bonded to the bottom surface of a ceramic substrate.

Figure 2 is a partial cross-sectional view of a first embodiment according to the invention showing the protective layer.

Figure 3 is a partial cross-sectional view of a second embodiment according to the invention showing the protective layer.

DETAILED DESCRIPTION OF THE INVENTION

Referring to the drawings in more detail, and particularly referring to Figure 1, there is shown a partial cross-sectional view of a prior art embodiment 10, of a pin bonded to the bottom surface of a ceramic substrate. Thus, in the embodiment 10 of Figure 1, there is a ceramic substrate 12 having a via 14. Usually there will be a plurality of such vias. On top of the vias 14 is a capture pad 16. typically made from a The capture pad 16 is multilayer series of metallic materials starting from, for example, chromium as the adhesion layer bonded to the ceramic followed by subsequent layers Thereafter a polymeric of copper then chromium. stress relief layer 18 is deposited over the capture The stress relief layer 18 may be, for example, laser ablated to create a via opening. Then the I/O bonding pad 20 metallurgy is deposited on the stress relief layer 18 so as to make contact with the capture pad 16. The I/O bonding pad 20 is typically made up of a multilayer series of metallic materials consisting of first chromium and then followed by subsequent layers of copper, titanium and gold. structure 10 is completed by bonding a pin 22 to the

7

I/O bonding pad 20 with braze material 24.

5

10 .

15

20

25

30

35

It should be noted that the embodiment in Figure 1 and all subsequent embodiments are shown inverted for the sake of clarity; that is, the bottom surface of the structure is actually shown on the top. It should be understood that the invention is directed to the bonding of pins to the bottom surface of a ceramic substrate.

Referring now to Figure 2, there is shown a partial cross-sectional view of a first embodiment 30 according to the present invention. Thus, there is a ceramic substrate 32 having a plurality of electrically conducted vias 34 extending to a bottom surface, generally indicated by 35, of a substrate. ceramic substrate may be a single monolithic ceramic substrate. However, it is contemplated for purposes of the present invention that the ceramic substrate is a multilayered ceramic substrate as is well known by those skilled in the art. It should be understood this invention is directed to both the that multilayered ceramic substrates and the monolithic ceramic substrates. The ceramic material may be any of the ceramic materials that are well known to those skilled in the art including alumina, borosilicate glasses, glass ceramics, mullite, etc.

There is an electrically conductive, more specifically a metallic capture pad 36 on the bottom surface 35 of the ceramic substrate. The metallic capture pad 36 is in electrical contact with at least one of the vias 34. As shown in Figure 2, the capture pad is actually in contact with two vias. This is commonly done for I/O pads. However, it should be understood that the capture pad may be in contact with only one via or perhaps three vias or more. On top of the capture pad 36 is a stress

5

10

15

20

25

30

35

R

relief layer 38 of polymeric material, typically a polyimide. Again, the polymeric layer is typically ablated or removed in an area over the capture pad to allow contact of subsequent layers of metallization with the bonding pad. Thereafter, an electrically conductive metallic I/O bonding pad 40, preferably a multilayer metallic pad, is deposited over the stress relief layer 38 of the polymeric material and is electrically connected to at least one of the vias through the capture pad 36. Finally, a pin 42 is brazed to the I/O pad 40. The braze typically forms a fillet 44 as shown.

As discussed briefly above, the inventors have discovered that a premature cause of failure of the ceramic substrate is due to corrosion of the I/O bonding pad 40. Further, the inventors have discovered that the corrosion starts at the edge 46 of the I/O bonding pad that would normally be exposed to the surrounding atmosphere. Now, this I/O bonding pad 40 may be made of, for example, successive layers of chromium, copper, titanium and gold, with gold being the outermost or topmost layer. While not wishing to be held to any particular theory, it is believed that the corrosion of the I/O pad 40 occurs by a galvanic corrosion mechanism wherein the less noble metals, chromium and titanium become anodic to the more noble materials, copper and gold, in the metal sandwich in the presence of an electrolyte such as water. this situation, the chromium and/or titanium layers corrode, thereby undermining the mechanical electrical integrity of the I/O pad to the substrate interface.

Accordingly, in an effort to stop this corrosion, the present inventors have provided a protective layer 48 of polymeric material encapsulating the

9

bottom surface 35 of the ceramic substrate and the I/O pad 40. The protective layer 48, also, at least partially encapsulates the braze fillet 44. In this way the protective layer 48 serves to protect the I/O pad, particularly the edge 46 of the I/O pad from corrosion. As can be seen in Figure 2, it is apparent that the protective layer 48 of polymeric material covers the edges 46 of the I/O bottom pad which would normally be exposed to the surrounding atmosphere.

sphere.

5

15

20

25

30

35

It should be understood that while this invention is particularly advantageous for protecting I/O pads that comprise multiple layers of metallic material, the invention may also be of use where the I/O pad simply comprises a single layer of electrically conductive or metallic material wherein the material is susceptible to corrosion that is enhanced or aided by exposure to the atmosphere.

The method proposed here by the present inventors is to prevent the formation of the corrosion cells by providing a polymeric condensation barrier at the exposed edges of the I/O pads after the pins have been brazed to the I/O pads. The polymeric material chosen should have good adhesion to the underlying layers, for example, the polyimide stress relief layer 48 as shown in Figure 2. The protective layer of polymeric material should also have good adhesion to the exposed edges 46 of the I/O bonding The protective layer of polymeric material should also have low permeability to moisture and to deleterious contaminants such as chlorine. materials satisfy these requirements; however, the polyimide materials are preferred because they satisfy the above requirements in addition to having the requisite thermal and mechanical stability

5

10

15

20

25

30

35

10

required for these ceramic substrates as contemplated by the present inventors. There are numerous polyimide materials which may be used in the present invention.

·

Some of the polyimides useful in the present invention include the BPDA-PDA, BPDA-ODA and BTDA-ODA type polyimides, with the BPDA-PDA type polyimide being the most preferred. The polyimides may also be preimidized if desired. Esters of polyamic acid, for example of the PMDA-ODA type, are also suit≥ble. For examples of the latter, see Diller et al. U.S. Patent 4,849,501, the disclosure of which is incorporated by polyimides include herein. Newer reference fluorinated polyimides, silicon/polyimide copolymers Polymeric polyimides. terminated acetylene include polyimides other than materials benzocyclobutene-based resins, polyquinolines fluorinated polyquinolines.

As practiced by the present inventors, the protective layer is applied to the substrate and then the semiconductor devices are joined to the ceramic substrate. It is necessary, therefore, that the applied polymeric material be able to withstand the thermal requirements of chip joining without degradation of its properties. Consequently, the above polyimide materials are preferred in part because of their ability to survive chip joining without degradation of their properties.

The invention may also be practiced by applying the protective layer after chip joining. In this situation, polymers that can be cured at lower temperatures such as polyimide siloxanes, liquid crystal polyesters and fluorinated thermoplastics (e.g. polytetrafluoroethylene) may be utilized.

It should be understood that the foregoing lists

5

10

15

20

25

30

35

11

of polymeric materials are for purposes of illustration only and not limitation.

It is also important, no matter whether the protective layer is applied before or after chip joining, that the protective layer be reworkable. That is, it must be able to be removed without causing damage to the remainder of the substrate and pins. The requirement for reworkability necessarily eliminates materials such as the epoxies. The preferred polyimides are reworkable up until the final bake.

The polymeric protection layer has to be applied in such a way as to effectively coat the pin fillet region 44 without coating the shanks of the I/O pins 42 themselves. The preferred method for coating is to dispense the polymeric material dissolved in a suitable solvent. For example, where the polymeric material is polyimide, the suitable solvent is N-methyl pyrrolidone (NMP). The polymeric material is dispensed in between the rows of pins using a suitable nozzle attached to a hypodermic syringe followed by spinning the coated part at low revolutions per minute to ensure that the dispensed polyimide wraps around the fillets. The viscosity of the polyimide is adjusted to yield a polyimide layer of the required thickness approximately 1 to 10 microns and to have good coating characteristics. The low speed spinning, while ensuring that the braze fillet gets coated, avoids the excessive climb of the protective polymeric layer along the pin shank. Once the optimum viscosity and spinning speed of the protective polymeric layer dispensation method are determined by trial and error, the coating procedure can be automated for rapid processing of the parts using either a programmed nozzle movement

5

10

15

20

25

30

35

12

programmed movement of a table below a fixed nozzle.

Referring now to Figure 3, there is a further embodiment 50 of the invention according to the present inventors. Again, there is a ceramic substrate 52 having a plurality of electrically conductive vias 54 extending to a bottom surface, generally indicated by 55, of the ceramic substrate 52. the bottom surface 55 of the ceramic substrate is deposited a multilayer metallic I/O pad 56 which is in electrical contact with at least one of the vias 54. As before, this multilayer metallic I/O pad may be made from a plurality of materials, starting for example, from chromium and then followed by subsequent layers of copper, titanium and gold. It should be understood, however, that this combination of metallization layers is only for purposes of illustration and not limitation and that other combinations of metallization layers may be used. an I/O pin 58 is brazed to the I/O pad 56. brazing again forms the fillet 60.

Normally, according to the present art, the edges 64 of the I/O pad would be exposed to the environment. According to the present invention, however, there is a protective layer 62 of polymeric material which encapsulates the bottom surface 55 of the substrate and also the I/O pad 56 and, particularly, the edge 64 of the

I/O pad. The protective layer 62 also at least partially encapsulates the braze fillet 60. It is important that the protective layer of polymeric material not progress to the shank of the pin as discussed earlier. The layer of polymeric material 62 protects the I/O pad 56 from the corrosive effects discussed earlier. As with the previous embodiment discussed with respect to Figure 2, the preferred

13

5

10

15

20

25

30

35

polymeric material is a polyimide of the types discussed previously.

As mentioned earlier, the polymeric protection layer should not coat the shanks of the I/O pins. The presence of the polymeric protection layer on the pin shanks is unacceptable as electrical contact cannot be established. Attempts to remove this errant polymeric protection layer by chemical means, such as by attack with NMP, have not met with success. It has been found, however, that plasma ashing works well in removing the undesired polymeric protection layer from the pin shanks. Any plasma that attacks the polymeric protection layer should work. Thus, it has been found that an O_2 plasma works well. Other plasmas such as CF_4 or a mixture of O_2/CF_4 should also work.

Since the plasma ashing attacks the polymeric protection layer, it is preferred that areas of the substrate that should not be ashed, which is everything but the pin shanks for purposes of the present invention, be masked off so as to protect portions of the substrate from the ashing. Any material that resists plasma ashing should be acceptable as a mask. For example, molybdenum has been found to perform satisfactorily.

The objects and advantages of the present invention will become more apparent after referring to the following examples.

EXAMPLES GROUP I

A series of experiments were conducted to determine the effectiveness of the protective layer according to the present invention on a multilayer ceramic substrate. One series of experiments, Example I, were done with no protective layer on the substrate. The remaining Examples II, III and IV all

5

10

15

20

25

30

35

14

had the protective layer which was a BPDA-PDA type polyimide. It should be noted that even in those substrates of this test matrix with the protective coating, there were certain regions deliberately left without the coating for purposes of assessing, unequivocally, the effectiveness of the coating in preventing corrosion.

The protective layer was applied according to the following procedure. The bottom surface of the substrates was precleaned with deicnized water, vacuum baked for 20 minutes at 140°C and then downstream ashed to prepare the surface for maximum adhesion to the polyimide coating. The ashing was carried out in a low pressure argon and nitrous oxide plasma for 5 minutes under conditions that etch of about films at a rate polyimide Thereafter, a fixture was applied Angstroms/minute. to protect the top surface of the substrate. Al100 adhesion promoter was spin applied followed by baking at 90-100°C for 30 minutes. A first layer of BPDA-PDA type polyimide (PI-5811, Dupont Corporation) was applied with a hypodermic syringe to the bottom of the substrate and the substrate was then spun at 300 RPM for 30 seconds, followed by a light bake at 90-100°C for 15 minutes. A second layer of the BPDA-PDA type polyimide was applied in a similar Thereafter, the top surface fixture was manner. The substrate was given a final bake at removed. 300°C for 60 minutes.

All the samples were exposed for various lengths of time to an accelerated corrosive environment consisting of 85°C and 81% relative humidity. Some of the samples were purposely contaminated with chlorine. The pins were tensile pulled to failure in an Instron testing machine. The normal failure mode

15

will be the ductile failure of the pin shank. Only if the I/O pads were weakened by corrosion or other causes will non-shank fails such as pad delamination occur instead. These non-shank failures were examined for discoloration for positive assignment as corrosion fails. Further testing of the uncoated samples was discontinued after 60 hours of exposure. The results for the non-shank failures are tabulated in Table I.

As can be appreciated, every non-shank pin failure save one occurred in the uncoated, unprotected areas of the substrates, thereby demonstrating the efficacy of the present invention.

			TABLE I		
15		EXAMPLES	EXAMPLES	EXAMPLES	EXAMPLES
		I	II	III	IV
	BPDAPDA Coating	NONE	YES	YES	YES
	Chlorine	10 ppm	NONE	30 ppm prior	30 ppm after
	contamination			to coating	coating
20	PIN PULL PRIOR	TO T & H EXPO	SURE		
	#FAILURES/#PINS	0/225	0/225	0/225	0/225
	24 HRS.PIN PULL				
	#FAILURES/#PINS	23/225	0/225	0/225	3/225
	#Fails in				
25	uncoated areas	23	0	0	3
	60 HRS.PIN PULL				
	#FAILURES/#PINS	22/200	1/224	0/225	1/224
	#Fails in				
	uncoated areas	22	1	0	1

120 HRS.PIN PULL

5

	#FAILURES/#PINS #Fails in uncoated areas	-	16 0/225 0	3/200	6/225 6
5	160 HRS.PIN PULL #FAILURES/#PINS #Fails in	-	0/225	28*/912	22/903
	uncoated areas	-	-	27*	22

10

15

20

25

30

*Indeterminate mode of failure for 28th pin.

Subsequent tests on substrates in which all regions of the bottom surface of the substrates were coated showed no non-shank pin failures relating to corrosion, even where several thousand pins were protected, thereby further demonstrating the efficacy of the present invention.

EXAMPLES GROUP II

A series of substrates samples were prepared in the manner of EXAMPLES I, except that all the samples had the polymeric protection layer, which was a BPDA-PDA type polyimide. Each of the substrate samples had over 2700 I/O pins, which were found to be contaminated with the polymeric protection layer.

The samples were prepared by placing a perforated .006 inch thick molybdenum mask over the pinned side of each of the samples, with the pins protruding through the perforations of the mask. The pins were of .013 inch diameter while the perforations were of .030 inch diameter. Then, the substrate samples with mask were placed in a Drytek Quad RFI (Radio Frequency Inductively Coupled) plasma tool. The operating conditions were 35 mTorr, 500 Watts, 25 sccm O₂ for 5 minutes. Subsequent to O₂ plasma ashing, the molybdenum mask was removed.

After the O2 plasma ashing operation, the pin

5

. 10

15

20

25

17

shanks were examined for the presence of polyimide. It was determined that the polyimide was completely removed from the pin shanks but was left intact near the braze area. Electrical continuity tests verified this result.

It is important to note that no significant undercut below the mask opening was observed. This is required to assure the presence of the protective polyimide coating at the I/O pad.

Subsequently, these substrates were exposed to an accelerated corrosive environment and chlorine contamination as described in Example Group I. Pin tensile results on these substrates were similar to that of Examplex II, III and IV of Table I.

These tests demonstrated that the O_2 plasma ashing leaves intact the protective polyimide coating at the I/O pad and removes the polyimide from the pin shank thereby enabling electrical contact to be made.

It will be obvious to those skilled in the art having regard to this disclosure that other modifications of this invention beyond those embodiments specifically described here may be made without departing from the spirit of the invention. Accordingly, such modifications are considered within the scope of the invention as limited solely by the appended claims.

18

WHAT IS CLAIMED IS:

 A ceramic substrate having a protective coating on at least one surface thereof comprising:

a ceramic substrate having at least one electrically conductive via extending to a surface of said substrate;

an electrically conductive I/O pad electrically connected to said at least one via;

an I/O pin brazed to said I/O pad, said brazed pin having a braze fillet; and

- a protective layer of polymeric material fully encapsulating said I/O pad, wherein said layer of polymeric material protects said I/O pad from corrosion.
- The ceramic substrate of claim 1 wherein said polymeric material encapsulates at least a portion of said surface of said substrate.
- 3. The ceramic substrate of claim 1 wherein said polymeric material encapsulates at least a portion of said braze fillet.
- 4. The ceramic substrate of claim 1 wherein said surface is a bottom surface of said substrate.
- 5. The ceramic substrate of claim 1 wherein said ceramic substrate is a multilayer ceramic substrate.

19

6. The ceramic substrate of claim 1 wherein said electrically conductive I/O pad is a multilayer metallic I/O pad.

- 7. The ceramic substrate of claim 6 wherein said I/O pad comprises successive layers of chromium, copper, titanium and gold wherein said gold layer is the outermost layer.
- 8. The ceramic substrate of claim 1 wherein said protective polymeric material comprises a polyimide material.
- 9. The ceramic substrate of claim 4 wherein said polyimide material is selected from the group consisting of BPDA-PDA, BPDA-ODA, PMDA-ODA and BTDA-ODA type polyimides.
- 10. The ceramic substrate of claim 5 wherein said polyimide is a BPDA-PDA type polyimide.
- 11. A ceramic substrate having a protective coating on at least one surface thereof comprising:

a ceramic substrate having at least one electrically conductive via extending to a surface of said substrate;

an electrically conductive capture pad on said surface and in electrical contact with said at least one via;

a stress relief layer of polymeric material on said surface and disposed over said electrically conductive capture pad;

20

an electrically conductive I/O pad disposed over said stress relief layer of polymeric material and electrically connected to said at least one via through said capture pad;

an I/O pin brazed to said I/O pad, said brazed pin having a braze fillet; and

a protective layer of polymeric material fully encapsulating said I/O pad, wherein said layer of polymeric material protects said I/O pad from corrosion.

- 12. The ceramic substrate of claim 11 wherein said polymeric material encapsulates at least a portion of said surface of said substrate.
- 13. The ceramic substrate of claim 11 wherein said polymeric material encapsulates at least a portion of said braze fillet.
- 14. The ceramic substrate of claim 11 wherein said surface is a bottom surface of said substrate.
- 15. The ceramic substrate of claim 11 wherein said ceramic substrate is a multilayer ceramic substrate.
- 16. The ceramic substrate of claim 11 wherein said electrically conductive I/O pad is a multilayer metallic I/O pad.
- 17. The ceramic substrate of claim 16 wherein said I/O pad comprises successive layers of chromium, copper, titanium and gold wherein said gold layer

is the outermost layer.

- 18. The ceramic substrate of claim 11 wherein said protective polymeric material comprises a polyimide material.
- 19. The ceramic substrate of claim 18 wherein said polyimide material is selected from the group consisting of BPDA-PDA, BPDA-ODA, PMDA-ODA and BTDA-ODA type polyimides.
- 20. The ceramic substrate of claim 19 wherein said polyimide is a BPDA-PDA type polyimide.
- 21. A method of protecting a ceramic substrate from corrosion, the ceramic substrate of the type having a plurality of electrically conductive vias extending to a surface of the substrate, a multilayer metallic I/O pad electrically connected to at least one of the vias, and an I/O pin brazed to the I/O pad, the brazed pin having a braze fillet, the method comprising the step of:

encapsulating fully the I/O pad with a protective layer of polymeric material, wherein said layer of polymeric material protects the I/O pad from corrosion.


- 22. The method of claim 21 wherein the step of encapsulating includes encapsulating at least a portion of the surface of the substrate with said protective layer of polymeric material.
- 23. The method of claim 21 wherein the step of encapsulating includes encapsulating at least a portion


22

of the braze fillet with said protective layer of polymeric material.

:

- 24. The method of claim 21 wherein said protective polymeric material comprises a polyimide material.
- 25. The method of claim 24 wherein said polyimide material is selected from the group consisting of BPDA-PDA, BPDA-ODA, PMDA-ODA and BTDA-ODA type polyimides.
- 26. The method of claim 25 wherein said polyimide is a BPDA-PDA type polyimide.
- 27. The method of claim 21 further comprising the step of plasma ashing the pin to remove any polymeric material which might be present on the pin.
- 28. The method of claim 27 wherein the multilayer metallic I/O pad is protected during said plasma ashing step.
- 29. The method of claim 28 wherein the multilayer metallic I/O pad is protected by a perforated mask placed over the pinned side of the substrate.
- 30. The method of claim 29 wherein the perforated metal mask is made of a material that is resistant to plasma ashing.





PCT/US 91/05365

International Application No

I. CLASSIE	TCATION OF SUBJE	CCT MATTER (If several classification	symbols apply, indicate all) ⁶	
According	to International Patent	Classification (IPC) or to both National	Classification and IPC	
Int.Cl.	. 5 H01L23/4	98		
II. FIELDS	SEARCHED			
		Minimum Docum	nentation Searched ⁷	
Classificat	ion System		Classification Symbols	
Int.Cl	. 5	H01L		
		Documentation Searched othe to the Extent that such Documents	r than Minimum Documentation s are Included in the Fields Searched ^a	
III. DOCU		D TO BE RELEVANT ⁹		Delever of Claim No 13
Category o	Citation of De	ocument, 11 with indication, where approp	riate, of the relevant passages 14	Relevant to Claim No.13
X		854 916 (SIEMENS) 10 J	uly 1980	1-3,5-6, 21-23 4,8,24
Y	see the	whole document		
Y	vol. 26 pages 4 N.G. AI	HNICAL DISCLOSURE BULL , no. 8, January 1984, 013 - 4014; NSLIE ET AL.: 'Metallu ent to MLC'	NEW YORK US	4,8,24
A		whole document		7,11-18
Υ	vol. 33 pages 2	HNICAL DISCLOSURE BULL , no. 6B, November 199 66 - 267; 'Protective	O, NEW YORK US	4,8,24
A		lm Processes' whole document		9,10,19, 20,22, 25,26
			-/	
"A" doe	l categories of cited do cument defining the ge nsidered to be of partic	neral state of the art which is not	"I" later document published after the interns or priority date and not in conflict with the cited to understand the principle or theor invention	le application but
fili "T." doc	ing date cument which may thro	ished on or after the international w doubts on priority claim(s) or the publication date of another	"X" document of particular relevance; the claicannot be considered novel or cannot be involve an inventive step "Y" document of particular relevance; the clai	considered to
cita "O" do oti	ation or other special re cument referring to an acr means	eason (as specified) oral disclosure, use, exhibition or	cannot be considered to involve an invent document is combined with one or more of ments, such combination being obvious to	ive step when the other such docu-
lat	er than the priority dat	to the international filing date hul e claimed	in the art. "R" document member of the same patent fan	nily
IV. CERTI			Date of Mailing of this International Sea	ch Report
Date of the	•	the International Search MBER 1991	1 2. 12. 91	
Internations	al Searching Authority		Signature of Authorized Officer	
- Arcinetolia		AN PATENT OFFICE	PROHASKA G.A.	SI/MY

Form PCT/ISA/210 (second sheet) (Jamary 1985)

BL DOCUME	NTS CONSIDERED TO BE RELEVANT (CONTINUED FROM THE SECOND SHEET)	
Category ")	Citation of Document, with indication, where appropriate, of the relevant passages	Relevant to Claim No.
A	PATENT ABSTRACTS OF JAPAN vol. 9, no. 298 (E-361)(2021) 26 November 1985 & JP,A,60 138 948 (MITSUBISHI DENKI K.K.) 23 July 1985 see abstract	1,3,4, 11,13, 14,21,23
A	EP,A,O 384 036 (HITACHI CHEMICAL CO. LTD.) 29 August 1990	8-10, 18-20, 24-26
	see the whole document	
A	EP,A,O 095 048 (IBM) 30 November 1983	8-10, 18-20, 24-26
	see the whole document	
A	EP,A,O 198 976 (FUJITSU LTD.) 29 October 1986	8-10, 18-20, 24-26
	see the whole document	
A	EP,A,O 346 035 (OKI) 13 December 1989	
P,A	WO,A,9 109 071 (RAYCHEM CORP.) 27 June 1991	8-10, 18-20, 24-26
	see the whole document	

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON INTERNATIONAL PATENT APPLICATION NO. US 9105365 SA 50076

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information. 02/12/91

Patent document cited in search report	Publication date	Patent family member(s)			Publication date	
DE-A-2854916	10-07-80	None				
EP-A-0384036	29-08-90	JP-A-	2289646	29	9-11-90	
EP-A-0095048	30-11-83	DE-A- JP-A- US-A-	3378603 58206005 4592944	01	5-01-89 5-12-83 3-06-86	
		US-A-	4690962		-09-87	
EP-A-0198976	29-10-86	JP-A- JP-B-	61224330 2047102	18	-10-86 -10-90	
		JP-A- JP-C- JP-A-	61292342 1408942 61108628	24	-12-86 -11-87 -05-86	
		JP-B- EP-A- US-A-	62016212 0406911 4988514	11 0 9	-04-87 -01-91 -01-91	
		US-A-	4670299		-06-87	
EP-A-0346035	13-12-89	JP-A- JP-A-	1311576 1310570	14	-12-89 -12-89	
		US-A- US-A-	4985747 4989318		-01-91 -02-91	
WO-A-9109071	27-06-91	WO-A- WO-A-	9109081 9109087		 -06-91 -06-91	
		WO-A- WO-A-	9116369 9116370	31-	-10-91 -10-91	
nore details about this annex : see						